GigaDevice Semiconductor Inc.

Migration from GD32E50x series to GD32E51x series



Table of Contents

1.	Introduction	.5
2.	Pin compatibility	.6
2.1.	GD32E5 Series Description	.6
2.2.	Pin Compatible Description	. 6
3.	Internal Resource Compatibility	0
4.	Program porting	0
5.	Peripheral differences	0
5.1.	Flash Memory Controller (FMC)	11
5.2.	TIMER	11
6.	Revision history	2



List of Tables

Table 2-1 Description of the GD32E51x Series	6
Table 2-2 Pin Comparison between GD32E50xZ and GD32E513Z	6
Table 3-1 Overview of the Differences in Resources between the GD32E51x and GD32E50x Series	10
Table 5-1 Differences in FMC Functions	11
Table 5-2 Added TIMER and Function	12
Table 6-1 Revision history	12



Application Note AN262



1. Introduction

This application note is designed to help you quickly migrate your application from the GD32E50x series microcontrollers to the GD32E51x series microcontrollers.

In order to make better use of the information in this application note, you need to download the GD32 series microcontroller data from the official website www.GD32MCU.com, such as Datasheet, user manual, official routines and various development tools.



2. Pin compatibility

2.1. GD32E5 Series Description

GD32E50x series includes GD32E502xx, GD32E503xx, GD32E505xx, GD32E507xx, GD32E508xx,GD32EPRTRDT6/VDT6;

GD32E51x series includes GD32E513xx, GD32E517xx, GD32E518xx, GD32EPRTRDT6A/VDT6A; There is no GD32E515xx sub-series in GD32E51x series, and GD32E517xx can replace the GD32E505xx. As shown in <u>Table 2-1 Description of the GD32E51x Series</u>.

Series	Compatible sub-	Compatible sub-	Compatible	Compatible sub-	Compatible sub-
	series	series	sub-series	series	series
	GD32E503C/R/V/Z	GD32E505	GD32E507	GD32E508	GD32EPRTRDT6/VDT6
GD32E00X		R/V/Z	R/V/Z	C/R/V/Z	
		GD32E517	GD32E517	GD32E518	GD32EPRTRDT6A/VD
GD32E51X	GD32E513C/R/V/Z	R/V/Z	R/V/Z	C/R/V/Z	T6A

Table 2-1 Description of the GD32E51x Series

2.2. Pin Compatible Description

GD32E50x and GD32E51x series are pin-to-pin compatible under the same package. As shown in <u>Table 2-2 Pin Comparison between GD32E50xZ and GD32E513Z</u>. Table 2-2 Pin Comparison between GD32E50xZ and GD32E513Z

Pin Name	GD32E503Z	GD32E513Z
	Functions description	Functions description
	Default: PA1	Default: PA1
	Alternate2:USART1_RTS,	Alternate1: TIMER14_CH0_ON
FAI	ADC012_IN1, TIMER4_CH1,	Alternate2:USART1_RTS, ADC012_IN1,
	TIMER1_CH1	TIMER4_CH1, TIMER1_CH1
		Default: PA2
		Alternate1:CMP1_OUT, TIMER14_CH0
DAO		Alternate2:USART1_TX, TIMER4_CH2,
PAZ	TIMER4_CH2, ADC012_IN2,	ADC012_IN2, TIMER8_CH0(4),
	TIMER8_CH0(4), TIMER1_CH2,	TIMER1_CH2, SPI0_IO2, WKUP3,
	SPI0_IO2, WKUP3	CMP1_IM6
	Default: PA3	Default: PA3
	Alternate2:USART1_RX,	Alternate1:TIMER14_CH1
PA3	TIMER4_CH3, ADC012_IN3,	Alternate2:USART1_RX, TIMER4_CH3,
	TIMER1_CH3, TIMER8_CH1(4),	ADC012_IN3, TIMER1_CH3,
	SPI0_IO3	TIMER8_CH1(4), SPI0_IO3
PA4	Default: PA4	Default: PA4



AN262 Migration from GD32E50x series to GD32E51x series

	Alternate2:SPI0_NSS,	Alternate2: SPI0_NSS, USART1_CK,
	USART1_CK, DAC_OUT0,	DAC_OUT0, ADC01_IN4, CMP1_IM4,
	ADC01_IN4	CMP3_IM4, CMP5_IM4
	Remap: SPI2_NSS, I2S2_WS	Remap: SPI2_NSS, I2S2_WS
		Default: PA5
DAE	Alternate 2: SPI0_SCK_ADC01_INF	Alternate2:SPI0_SCK, ADC01_IN5,
PAS		DAC_OUT1, CMP1_IM5, CMP3_IM5,
	DAC_0011	CMP5_IM5
	- /	Default: PA6
	Default: PA6	Alternate1:TIMER15_CH0
	Alternate2: SPI0_MISO,	Alternate2:SPI0_MISO, TIMER7_BRKIN,
PA6	TIMER7_BRKIN, ADC01_IN6,	ADC01_IN6, TIMER2_CH0,
	TIMER2_CH0, TIMER12_CH0(4)	TIMER12_CH0(4), DAC1_OUT0
	Remap: TIMER0_BRKIN	Remap: TIMER0_BRKIN
_		Default: PA7
	Default: PA7	Alternate1:TIMER16_CH0
	Alternate2: SPI0_MOSI,	Alternate2: SPI0_MOSI,
PA7	TIMER7_CH0_ON, ADC01_IN7,	TIMER7_CH0_ON, ADC01_IN7,
	TIMER2_CH1, TIMER13_CH0(4)	TIMER2_CH1,TIMER13_CH0(4),
	Remap: TIMER0_CH0_ON	CMP1_IP
		Remap:TIMER0_CH0_ON
	Default: PB1	Default: PB1
	Alternate1:SHRTIMER_SCOUT	Alternate1: CMP3_OUT,
554	Alternate2: ADC01_IN9,	SHRTIMER_SCOUT
PB1	TIMER2_CH3,	Alternate2: ADC01_IN9, TIMER2_CH3,
	TIMER7_CH2_ON	TIMER7_CH2_ON
	Remap: TIMER0_CH2_ON	Remap: TIMER0_CH2_ON
		Default: PB2, BOOT1
PB2	Default: PB2, BOOT1	Alternate1:SHRTIMER_SCIN
	Alternate1:SHRTIMER_SCIN	Alternate2: CMP3_IM7
		Default: PE8
PE8		Alternate1:CMP1_OUT
	Alternate2: EXMC_D5	Alternate2: EXMC_D5
	Remap: TIMER0_CH0_ON	Remap:TIMER0_CH0_ON
		Default: PE9
PE9	Default: PE9	Alternate1:CMP3_OUT
		Alternate2:EXMC_D6
		Remap: TIMER0_CH0
		Default: PE10
	Default: PE10	Alternate1: CMP5_OUT
PE10		Alternate2: EXMC_D7
	Remap: IIMERU_CH1_ON	Remap:TIMER0_CH1_ON
PE11	Default: PE11	Default: PE11



AN262 Migration from GD32E50x series to GD32E51x series

	Alternate2: EXMC_D8	Alternate1:CMP5_OUT
	Remap:TIMER0_CH1	Alternate2:EXMC_D8
		Remap: TIMER0_CH1
	Default DE12	Default: PE12
DE40		Alternate1:CMP3_OUT
PE12		Alternate2: EXMC_D9
	Remap. TimeR0_CH2_ON	Remap: TIMER0_CH2_ON
		Default: PE13
		Alternate1:CMP1_OUT
PE13	Alternate2: EXMC_D10	Alternate2:EXMC_D10
	Remap: IIMER0_CH2	Remap: TIMER0_CH2
	Default: PB10	Default: PB10
	Alternate1:SHRTIMER_FLT2	Alternate1: CAN2_RX, SHRTIMER_FLT2
PB10	Alternate2:I2C1_SCL,USART2_TX	Alternate2: I2C1_SCL, USART2_TX
	Remap: TIMER1_CH2	Remap: TIMER1_CH2
		Default: PB11
		Alternate1: CAN2_TX, SHRTIMER_FLT3
PB11	Alternate1:SHRTIMER_FLT3	Alternate2:I2C1_SDA, USART2_RX,
	Alternate2: I2C1_SDA,	CMP5_IP
	USAR12_RX Remap: HMER1_CH3	Remap: TIMER1_CH3
	Default: PB15	Default: PB15
		Alternate1:SHRTIMER_ST3CH1,
	Alternate1: SHRTIMER_ST3CH1	TIMER14_CH1,TIMER14_CH0_ON
PB15	Alternate2: SPI1_MOSI,	Alternate2: SPI1_MOSI,
	TIMER0_CH2_ON, I2S1_SD,	TIMER0_CH2_ON, I2S1_SD,
	TIMER11_CH1(4), WKUP6	TIMER11_CH1(4), WKUP6, CMP5_IM7
	Default: PA9	Default: PA9
	Alternate1:SHRTIMER_ST0CH1,	Alternate1:CAN2_RX,
PA9	I2C2_SMBA	SHRTIMER_ST0CH1, I2C2_SMBA,
	Alternate2: USART0_TX,	TIMER14_BRKIN
	TIMER0_CH1	Alternate2:USART0_TX, TIMER0_CH1
	Default: PA10	Default: PA10
5440	Alternate1:SHRTIMER_ST1CH0	Alternate1: CAN2_TX, CMP5_OUT,
PA10	Alternate2:USART0_RX,	SHRTIMER_ST1CH0, TIMER16_BRKIN
	TIMER0_CH2	Alternate2:USART0_RX, TIMER0_CH2
	- /	Default: PA12
	Default: PA12	Alternate1: CMP1_OUT,
	Alternate1: SHR1IMER_FL10,	SHRTIMER_FLT0, USART5_RX,
PA12	USART5_RX	TIMER15_ CH0
	Alternate2:USART0_RTS,	Alternate2:USART0_RTS, CAN0_TX,
	CAN0_1X, USBDP, TIMER0_ETI	TIMER0_ETI, USBDP
	Default: JTMS, SWDIO	Default: JTMS, SWDIO
PA13	Remap: PA13	Alternate1: TIMER15_ CH0_ON,



AN262 Migration from GD32E50x series to GD32E51x series

		Remap: PA13
PB4	Default: NJTRST Alternate1: SHRTIMER_EXEV6, I2C2_SDA, I2S2_ADD_SD Alternate2: SPI2_MISO, I2C0_TXFRAME Remap: TIMER2_CH0, PB4, SPI0_MISO	Default: NJTRST Alternate1: SHRTIMER_EXEV6, I2C2_SDA, I2S2_ADD_SD, TIMER15_CH0, TIMER16_BRKIN Alternate2: SPI2_MISO, I2C0_TXFRAME Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	Default: PB5 Alternate1: SHRTIMER_EXEV5, I2C2_SCL Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD, WKUP5 Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX	Default: PB5 Alternate1: SHRTIMER_EXEV5, I2C2_SCL, TIMER15_BRKIN, TIMER16_CH0 Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD,WKUP5, Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
PB7	Default: PB7 Alternate1: SHRTIMER_EXEV2 Alternate2: I2C0_SDA , TIMER3_CH1, EXMC_NADV Remap: USART0_RX, SPI0_IO3	Default: PB7 Alternate1: SHRTIMER_EXEV2, TIMER16_CH0_ON Alternate2: I2C0_SDA, TIMER3_CH1, EXMC_NADV Remap: USART0_RX, SPI0_IO3
PB8	Default: PB8 Alternate1: SHRTIMER_EXEV7, I2C2_SDA Alternate2: TIMER3_CH2, SDIO_D4, TIMER9_CH0(4) Remap: I2C0_SCL, CAN0_RX	Default: PB8 Alternate1: SHRTIMER_EXEV7, I2C2_SDA, TIMER15_CH0 Alternate2: TIMER3_CH2, SDIO_D4, TIMER9_CH0(4) Remap: I2C0_SCL, CAN0_RX
Default: PB9 Alternate1: SHRTIMER_EXEV4 Alternate2: TIMER3_CH3, SDIO_D5, TIMER10_CH0(4) Remap: I2C0_SDA, CAN0_TX		Default: PB9 Alternate1: CMP1_OUT, SHRTIMER_EXEV4, TIMER16_CH0 Alternate2: TIMER3_CH3, SDIO_D5, TIMER10_CH0(4) Remap: I2C0_SDA, CAN0_TX



3. Internal Resource Compatibility

GD32E51x series adds some peripheral resources on top of the GD32E50x series, including the following. For detailed specifications, please refer to the GD32E51x user manual.

TIMER: Added TIMER14, TIMER15 and TIMER16. DAC: Added DACO, a total of three DAC channel outputs. ADC: Supports a maximum of 21 channels. Package: Some models support the QFN48 package.

As shown in <u>Table 3-1 Overview of the Differences in Resources between the GD32E51x</u> and GD32E50x Series.

Table 3-1 Overview of the Differences in Resources between the GD32E51x and GD32E50x Series

Resources	TMU	СМР	TIMER (14 15 16)	SDIO	ADC Units(CHs)	DAC Units(CHs)	Package
GD32E503xx	×	0	×	\checkmark	3(21)	1(2)	\checkmark
GD32E513xx	\checkmark	3	~	\checkmark	3(21)	2(3)	\checkmark
GD32E505/7xx	\checkmark	3	×	×	2(16)	1(2)	\checkmark
GD32E517xx	\checkmark	3	\checkmark	\checkmark	3(21)	2(3)	\checkmark
GD32E508xx	\checkmark	3	×	×	2(16)	1(2)	×
GD32E518xx	\checkmark	3	\checkmark	\checkmark	3(21)	2(3)	LQFP48

4. **Program porting**

If using GD32E50x does not use FMC to flash, the code running on GD32E50x can basically run on GD32E51x;

If FMC is used, since GD32E51x flash programming only supports 64 bit width and GD32E50x supports 32-bit programming, it needs to be changed to 64 bit programming during the porting process. This can be achieved by upgrading the firmware library or using FMC C and FMC Replace the H file to resolve this discrepancy. The specific differences are detailed in section of 5.1.

5. Peripheral differences

GD32E50x and GD32E51x are generally compatible with registers on peripherals. The following are the differences between the peripherals, while unlisted peripherals indicate basic consistency.



5.1. Flash Memory Controller (FMC)

GD32E51x adds ECC check on the FMC compared to GD32E50x;

GD32E50x supports 32-bit width programming, while GD32E51x only supports 64-bit width programming.For specific functions and registers, refer to the GD32E51x user manual.

The differences in FMC functions are reflected in the programming width and ECC checking functions. For details, As shown in *Table 5-1 Differences in FMC Functions*.

Table 5-1 Differences in FMC Functions

Series	Programming width	FLASH ECC function
GD32E50x	32-bit	Not Supported
GD32E51x	64-bit	Supported

5.2. DAC

GD32E51x has added the function of disconnecting the DAC from external pins compared to GD32E50x, which means that when the DAC is used for internal CMP, GPIO can be used for other functions. The following figure shows the newly added register bits.



connected to the external pin and on chip peripherals (CMP).

5.3. TIMER

GD32E51x adds TIMER14, TIMER15, and TIMER16 compared to GD32E50x, as shown in <u>Table</u> <u>5-2 Added TIMER and Function</u>. If the relevant TIMER is not used, it can be ignored. If the software uses the relevant TIMER, update the latest GD32E51x firmware library. For detailed



instructions, please refer to the TIMER section of the GD32E51x user manual.

Table 5-2 Added TIMER and Function

TIMER	TIMER 14	TIMER 15/16	
TYPE	General-L3	General-L4	
Prescaler	16-bit	16-bit	
Counter	16-bit	16-bit	
Countmode	UP ONLY	UP ONLY	
Repetition	•	•	
CH Capture/	2	1	
Compare	2	I	
Complementary	•		
& Dead-time	•	•	
Break	•	•	
Single Pulse	•	•	
Quadrature	~	v	
Decoder	*	*	
Master-slave		~	
management	•	*	
Inter		v	
connection	•	^	
DMA	•	•	
Debug Mode	•	•	

6. Revision history

Table 6-1 Revision history

Revision No.	Description	Date
1.0	Initial Release	May.15, 2024



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2025 GigaDevice - All rights reserved