

**GigaDevice Semiconductor Inc.**

**Differences between GD32E51x and  
GD32E50x Products**

**Application Note  
AN205**

Revision 1.2

( Dec. 2025 )

# Table of Contents

<b>Table of Contents .....</b>	<b>2</b>
<b>List of Table .....</b>	<b>3</b>
<b>1. Introduction .....</b>	<b>4</b>
<b>2. Electric characteristic differences.....</b>	<b>5</b>
2.1. DC operating conditions .....	5
2.2. Start-up timings of operating conditions .....	5
2.3. Power saving mode wakeup timings characteristics.....	6
2.4. Power consumption .....	6
2.5. Electro magnetic compatibility (EMC).....	8
2.6. Electrostatic discharges (ESD).....	9
2.7. External clock .....	10
2.8. Internal clock .....	10
2.9. Flash memory .....	11
2.10. Temperature sensor characteristics.....	11
2.11. Analog-to-digital converter (ADC).....	12
<b>3. Peripheral function differences .....</b>	<b>13</b>
3.1. Flash memory controller (FMC).....	13
3.2. Controller area network (CAN).....	13
<b>4. Other differences .....</b>	<b>14</b>
4.1. Number of peripherals .....	14
4.2. Flash memory .....	14
4.3. Processor performance .....	14
<b>5. Revision history .....</b>	<b>16</b>

## List of Table

Table 1-1. GD32E51x and GD32E50x products .....	4
Table 2-1. Differences of DC operating conditions .....	5
Table 2-2. Differences of start-up timings of operating conditions.....	5
Table 2-3. Differences of power saving mode wakeup timings characteristics.....	6
Table 2-4. Differences of power consumption characteristics in deep-sleep mode.....	7
Table 2-5. Differences of power consumption characteristics in deep-sleep mode 1.....	7
Table 2-6. Differences of power consumption characteristics in deep-sleep mode 2.....	8
Table 2-7. Differences of Power consumption characteristics in standby mode .....	8
Table 2-8. Differences of EMS characteristics .....	9
Table 2-9. Differences of EMI characteristics .....	9
Table 2-10. Differences of ESD level <sup>(1)</sup> .....	10
Table 2-11. Differences of LXTAL startup time .....	10
Table 2-12. Differences of IRC40K startup time.....	10
Table 2-13. Differences of IRC48M startup time .....	11
Table 2-14. Differences of flash operating time .....	11
Table 2-15. Differences of temperature sensor characteristics .....	12
Table 2-16. Electric characteristic differences of ADC .....	12
Table 3-1. Differences of FMC function .....	13
Table 3-2. Differences of CAN function .....	13
Table 3-3. Bit field description of RFOVRN0/ RFOVRN1.....	13
Table 4-1. Differences of number of peripherals .....	14
Table 4-2. Differences of flash memory bus.....	14
Table 4-3. Differences of processor performance@180MHz.....	14
Table 4-4. Differences of processor performance@120MHz.....	15
Table 5-1. Revision history .....	16

## 1. Introduction

This application note introduces the characteristic differences between GD32E51x and GD32E50x product series, mainly for electric characteristics and peripheral function characteristics, the differences are described in the following paragraphs. The applicable products are as shown in [Table 1-1. GD32E51x and GD32E50x products](#).

**Table 1-1. GD32E51x and GD32E50x products**

Part Numbers	Products
GD32E50x	GD32E503xx
	GD32E505xx
	GD32E507xx
	GD32E508xx
	GD32EPRTxx
GD32E51x	GD32E513xx
	GD32E517xx
	GD32E518xx
	GD32EPRTxxA

**Note:** This application note is for reference only. In case of any conflict with the user manual or datasheet, the user manual or datasheet shall prevail.

## 2. Electric characteristic differences

### 2.1. DC operating conditions

DC operating conditions differences are reflected in supply voltage, which refers to [Table 2-1. Differences of DC operating conditions](#).

**Table 2-1. Differences of DC operating conditions**

Part Numbers	Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
GD32E50x	V <sub>DD</sub>	Supply voltage	-	1.71	V
	V <sub>DDA</sub>	Analog supply voltage, f <sub>ADC</sub> MAX = 14 MHz	-	1.71	
	V <sub>BAT</sub>	Battery supply voltage	-	1.71 <sup>(2)</sup>	
GD32E51x	V <sub>DD</sub>	Supply voltage	-	1.62	
	V <sub>DDA</sub>	Analog supply voltage, f <sub>ADC</sub> MAX = 14 MHz	-	1.62	
	V <sub>BAT</sub>	Battery supply voltage	-	1.62 <sup>(2)</sup>	

**Note:**

- (1) Based on characterization, not tested in production.
- (2) In the application which V<sub>BAT</sub> supply the backup domains, if the V<sub>BAT</sub> voltage drops below the minimum value, when V<sub>DD</sub> is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.

### 2.2. Start-up timings of operating conditions

Start-up timings of operating conditions differences are reflected in the start time when the system clock source is HXTAL or IRC8M, which refers to [Table 2-2. Differences of start-up timings of operating conditions](#).

**Table 2-2. Differences of start-up timings of operating conditions**

Part Numbers	Symbol	Parameter	Conditions	Typ	Unit
GD32E50x	t <sub>start-up</sub>	Start-up time	Clock source from HXTAL	608	μs
			Clock source from IRC8M	74	
GD32E51x			Clock source from HXTAL	2270	
			Clock source from IRC8M	104.8	

**Note:**

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction conversion in SystemInit function.
- (3) PLL is off.

## 2.3. Power saving mode wakeup timings characteristics

Power saving mode wakeup timings characteristics differences are reflected in wakeup time from Sleep mode, Deep-sleep mode, Deep-sleep mode 1, Deep-sleep mode 2 and standby mode, which refers to [Table 2-3. Differences of power saving mode wakeup timings](#).

**Table 2-3. Differences of power saving mode wakeup timings characteristics**

Part Numbers	Symbol	Parameter	Typ	Unit
GD32E50x	$t_{Sleep}$	Wakeup from Sleep mode	1.7	$\mu s$
	$t_{Deep-sleep}$	Wakeup from Deep-sleep mode (LDO On)	3.1	
		Wakeup from Deep-sleep mode (LDO in low power mode)	3.1	
		Wakeup from Deep-sleep mode1 (LDO in low power and low driver mode)	4.3	
		Wakeup from Deep-sleep mode2 (LDO in low power and low driver mode)	11.7	
	$t_{Standby}$	Wakeup from Standby mode	77.2	
GD32E51x	$t_{Sleep}$	Wakeup from Sleep mode	2.16	$\mu s$
	$t_{Deep-sleep}$	Wakeup from Deep-sleep mode (LDO On)	4.74	
		Wakeup from Deep-sleep mode (LDO in low power mode)	4.74	
		Wakeup from Deep-sleep mode1 (LDO in low power and low driver mode)	7.16	
		Wakeup from Deep-sleep mode2 (LDO in low power and low driver mode)	7.84	
	$t_{Standby}$	Wakeup from Standby mode	105.2	

**Note:**

- (1) Based on characterization, not tested in production.
- (2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions:  $V_{DD} = V_{DDA} = 3.3\text{ V}$ , IRC8M = System clock = 8 MHz.

## 2.4. Power consumption

The power consumption differences are reflected in supply current in deep-sleep mode and standby mode, which refers to [Table 2-4. Differences of power consumption characteristics in deep-sleep mode](#), [Table 2-5. Differences of power consumption characteristics in deep-sleep mode 1](#), [Table 2-6. Differences of power consumption characteristics in deep-sleep mode 2](#) and [Table 2-7. Differences of Power consumption](#)

characteristics in standby mode.
**Table 2-4. Differences of power consumption characteristics in deep-sleep mode**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	I <sub>DD</sub> +I <sub>DDA</sub>	Supply current (Deep-Sleep mode)	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in normal power and normal driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	461.3 3	—	μA
			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in low power and normal driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	413.0 0	—	μA
			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in normal power and low driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	258.0 0	—	μA
			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in low power and low driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	210.6 7	—	μA
GD32E51x			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in normal power and normal driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	146.4 7	—	μA
			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in low power and normal driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	96.70	—	μA
			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in normal power and low driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	106.6 7	—	μA
			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in low power and low driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	59.20	—	μA

**Table 2-5. Differences of power consumption characteristics in deep-sleep mode 1**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	$I_{DD}+I_{DDA}$	Supply current	$V_{DD} = V_{DDA} = 3.3\text{ V}$ , LDO in low	—	163.3	—	$\mu\text{A}$

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E51x		(Deep-Sleep 1 mode)	power and low driver mode,		3		
			IRC40K off, RTC off, all GPIOs are configured as analog mode	—	48.30	—	μA

**Table 2-6. Differences of power consumption characteristics in deep-sleep mode 2**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	I <sub>DD</sub> +I <sub>DDA</sub>	Supply current (Deep-Sleep 2 mode)	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in low power and low driver mode, IRC40K off, RTC off, all GPIOs are configured as analog mode	—	68.0	—	μA
GD32E51x			IRC40K off, RTC off, all GPIOs are configured as analog mode	—	30.0	—	μA

**Table 2-7. Differences of Power consumption characteristics in standby mode**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
GD32E50x	I <sub>DD</sub> +I <sub>DDA</sub>	Supply current (Standby mode)	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LXTAL off, IRC40K on, RTC on	—	3.79	—	μA	
			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LXTAL off, IRC40K on, RTC off	—	3.58	—		
			V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LXTAL off, IRC40K off, RTC off	—	3.08	—		
GD32E51x				V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LXTAL off, IRC40K on, RTC on	—	3.07	—	μA
				V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LXTAL off, IRC40K on, RTC off	—	2.82	—	
				V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LXTAL off, IRC40K off, RTC off	—	2.06	—	

**Note:** Based on characterization, not tested in production.

## 2.5. Electro magnetic compatibility (EMC)

The EMC differences are reflected in EMS and EMI, which refers to [Table 2-8. Differences of EMS characteristic](#) and [Table 2-9. Differences of EMI characteristic](#).

Table 2-8. Differences of EMS characteristics

Part Numbers	Symbol	Parameter	Conditions	Level/Class
GD32E50x	$V_{ESD}$	Voltage applied to all device pins to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$ , LQFP144, $f_{HCLK} = 180\text{ MHz}$ , conforms to IEC 61000-4-2	3A
	$V_{FTB}$	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on VDD and VSS pins	$V_{DD} = 3.3\text{ V}$ , LQFP144, $f_{HCLK} = 180\text{ MHz}$ , conforms to IEC 61000-4-4	4A
GD32E51x	$V_{ESD}$	Voltage applied to all device pins to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$ , LQFP144, $f_{HCLK} = 180\text{ MHz}$ , conforms to IEC 61000-4-2	4A
	$V_{FTB}$	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on VDD and VSS pins	$V_{DD} = 3.3\text{ V}$ , LQFP144, $f_{HCLK} = 180\text{ MHz}$ , conforms to IEC 61000-4-4	4A

**Note:** Based on characterization, not tested in production.

Table 2-9. Differences of EMI characteristics

Part Numbers	Symbol	Parameter	Conditions	Tested frequency band	Max vs. [f <sub>HXTAL</sub> /f <sub>HCLK</sub> ]	Unit
					8/180 MHz	
GD32E50x	SEMI	Peak level	V <sub>DD</sub> = 3.6 V, T <sub>A</sub> = +23 °C, LQFP144, f <sub>HCLK</sub> = 180 MHz, conforms to SAE J1752-3:2017	0.15 MHz to 30 MHz	-7.58	dBμV
				30 MHz to 130 MHz	3.35	
				130 MHz to 1 GHz	4.25	
GD32E51x				0.15 MHz to 30 MHz	-0.03	
				30 MHz to 130 MHz	5.04	
				130 MHz to 1 GHz	13.07	

**Note:** Based on characterization, not tested in production.

## 2.6. Electrostatic discharges (ESD)

The ESD difference refers to [Table 2-10. Differences of ESD level.](#)

**Table 2-10. Differences of ESD level<sup>(1)</sup>**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> =25 °C; ESDA/JEDEC JS-001-2017	—	6000	—	V
	V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> =25 °C; ESDA/JEDEC JS-002-2018	—	1000	—	
GD32E51x	V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> =25 °C; ESDA/JEDEC JS-001-2017	—	5000 <sup>(2)</sup>	—	
	V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> =25 °C; ESDA/JEDEC JS-002-2018	—	500	—	

**Note:**

(1) Based on characterization, not tested in production.

(2) When the chip is GD32E513xx, the value is 4000.

## 2.7. External clock

The external clock difference is reflected in LXTAL startup time, which refers to [Table 2-11. Differences of LXTAL startup time](#).

**Table 2-11. Differences of LXTAL startup time**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	t <sub>SULXTAL</sub> <sup>(1)(2)</sup>	Crystal or ceramic startup time	—	—	2	—	s
GD32E51x				—	0.6	—	

**Note:**

(1) Based on characterization, not tested in production.

(2) t<sub>SULXTAL</sub> is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

## 2.8. Internal clock

The internal clock differences are reflected in IRC40K and IRC48M startup time, which refers to [Table 2-12. Differences of IRC40K startup time](#) and [Table 2-13. Differences of IRC48M startup time](#).

**Table 2-12. Differences of IRC40K startup time**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	t <sub>SUIRC40K</sub>	IRC40K oscillator startup time	V <sub>DD</sub> = 3.3 V	—	80	—	μs

GD32E51x				—	1.3	—	
----------	--	--	--	---	-----	---	--

**Note:** Based on characterization, not tested in production.

**Table 2-13. Differences of IRC48M startup time**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	t <sub>SUI</sub> IRC48M	IRC48M oscillator startup time	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, f <sub>HCLK</sub> = f <sub>HXTAL_PLL</sub> = 180	—	3.68	—	μs
GD32E51x			MHz	—	1.3	—	

**Note:** Based on characterization, not tested in production.

## 2.9. Flash memory

The flash memory characteristics differences are reflected in word programming, page erasing and mass erasing time, which refers to [Table 2-14. Differences of flash operating time](#).

**Table 2-14. Differences of flash operating time**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	PE <sub>CYC</sub>	Number of guaranteed program / erase cycles before failure (Endurance)	T <sub>A</sub> = -40 °C ~ +85 °C	10	—	—	kcycles
	t <sub>PROG</sub>	Word programming time		—	37.5	—	μs
	t <sub>ERASE</sub>	Page erase time		—	11	—	ms
	t <sub>MERASE</sub>	Mass erase time		—	12	—	ms
GD32E51x	PE <sub>CYC</sub>	Number of guaranteed program / erase cycles before failure (Endurance)		100	—	—	kcycles
	t <sub>PROG</sub>	Word programming time		—	20	—	μs
	t <sub>ERASE</sub>	Page erase time		1	—	20	ms
	t <sub>MERASE</sub>	Mass erase time		—	20	—	ms

**Note:** Guaranteed by design, not tested in production.

## 2.10. Temperature sensor characteristics

The temperature sensor difference is reflected in voltage value at 25°C, which refers to [Table](#)

### [2-15. Differences of temperature sensor characteristics.](#)

**Table 2-15. Differences of temperature sensor characteristics**

Part Numbers	Symbol	Parameter	Min	Typ	Max	Unit
GD32E50x	V <sub>25</sub>	Voltage at 25 °C	—	1.45	—	V
GD32E51x			—	1.43	—	V

**Note:** Based on characterization, not tested in production.

## 2.11. Analog-to-digital converter (ADC)

The ADC characteristics differences are reflected in operating voltage and positive reference voltage, which refers to [Table 2-16. Electric characteristic differences of ADC.](#)

**Table 2-16. Electric characteristic differences of ADC**

Part Numbers	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
GD32E50x	V <sub>DDA</sub> <sup>(1)</sup>	Operating voltage	—	1.71	3.3	3.63	V
	V <sub>REFP</sub> <sup>(2)</sup>	Positive reference voltage	—	1.71	—	V <sub>DDA</sub>	V
GD32E51x	V <sub>DDA</sub> <sup>(1)</sup>	Operating voltage	—	1.62	3.3	3.63	V
	V <sub>REFP</sub> <sup>(2)</sup>	Positive reference voltage	—	1.62	—	V <sub>DDA</sub>	V

**Note:**

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

### 3. Peripheral function differences

#### 3.1. Flash memory controller (FMC)

The FMC differences are reflected in the programming width and Flash ECC function, which refers to [Table 3-1. Differences of](#).

**Table 3-1. Differences of FMC function**

Part Numbers	Programming width	Flash ECC check
GD32E50x	32 bit	Not supported
GD32E51x	64 bit	Supported

#### 3.2. Controller area network (CAN)

The CAN differences are reflected in the receiving FIFO overrun detection function, which refers to [Table 3-2. Differences of CAN function](#). The receiving FIFO overrun detection flag can be obtained through the eighth bit in the CAN\_RFIFO0 register (RFOVRN0) and the eighth bit in the CAN\_RFIFO1 register (RFOVRN1), refer to [Table 3-3. Bit field description of RFOVRN0/ RFOVRN1](#).

**Table 3-2. Differences of CAN function**

Part Numbers	Receiving FIFO overrun detection
GD32E50x	Not supported
GD32E51x	Supported

**Table 3-3. Bit field description of RFOVRN0/ RFOVRN1**

Fields	Descriptions
RFOVRN0	<p>Rx FIFO0 overrun</p> <p>This bit is set by hardware when Rx FIFO overwrite enabled and the Rx FIFO0 is overrun.</p> <p>0: The Rx FIFO0 is not overrun</p> <p>1: The Rx FIFO0 is overrun</p> <p><b>Note:</b> when this bit is set, don't read data from FIFO.</p>
RFOVRN1	<p>Rx FIFO1 overrun</p> <p>This bit is set by hardware when Rx FIFO overwrite enabled and the Rx FIFO1 is overrun.</p> <p>0: The Rx FIFO1 is not overrun</p> <p>1: The Rx FIFO1 is overrun</p> <p><b>Note:</b> when this bit is set, don't read data from FIFO.</p>

## 4. Other differences

### 4.1. Number of peripherals

Number of peripherals difference refers to [Table 4-1. Differences of number of peripherals.](#)

**Table 4-1. Differences of number of peripherals**

Part Numbers	DAC	TIMER
GD32E50x	DAC	TIMER0/1/2/3/4/5/6/7/8/9/10/11/12/13
GD32E51x	DAC0/1	TIMER0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16

### 4.2. Flash memory

Flash memory difference refers to [Table 4-2. Differences of flash memory bus.](#)

**Table 4-2. Differences of flash memory bus**

Part Numbers	Flash memory interface bus width
GD32E50x	128 bits
GD32E51x	64 bits

### 4.3. Processor performance

Processor performance difference refers to [Table 4-3. Differences of processor performance@180MHz](#) and [Table 4-4. Differences of processor performance@120MHz.](#)

**Table 4-3. Differences of processor performance@180MHz**

Part Numbers	Clock	Boot configuration	Cache configuration	CoreMark/MHz
GD32E50x	AHB=SYSC LK=180MHz	FLASH, latency=4	DCEN=1, ICEN=1, PFEN=1	3.259107
		FLASH, latency=5	DCEN=1, ICEN=1, PFEN=1	3.243173
		FLASH, latency=5	DCEN=0, ICEN=0, PFEN=0	1.760246
GD32E51x		FLASH, latency=4	DCEN=1, ICEN=1, PFEN=1	3.169622
		FLASH, latency=5	DCEN=1, ICEN=1, PFEN=1	3.123511
		FLASH, latency=5	DCEN=0, ICEN=0, PFEN=0	1.303585

**Table 4-4. Differences of processor performance@120MHz**

Part Numbers	Clock	Boot configuration	Cache configuration	CoreMark/MHz
GD32E50x	AHB=SYSCL K=120MHz	FLASH, latency=3	DCEN=1, ICEN=1, PFEN=1	3.269897
		FLASH, latency=3	DCEN=0, ICEN=0, PFEN=0	2.232791
GD32E51x		FLASH, latency=3	DCEN=1, ICEN=1, PFEN=1	3.215330
		FLASH, latency=3	DCEN=0, ICEN=0, PFEN=0	1.823386

**Note:** The above test conditions are ARMCLANG 6.15 compiler, the Optimization level is -Ofast, Link-Time optimization is not checked.

## 5. Revision history

Table 5-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jun.25, 2024
1.1	Add EMC differences, refer to <u><b>Electro magnetic compatibility (EMC)</b></u>	Mar.5, 2025
1.2	<ol style="list-style-type: none"> <li>1. Add CAN differences, refer to <u><b>Controller area network (CAN)</b></u></li> <li>2. Add flash memory and processor performance differences, refer to <u><b>Flash memory</b></u> and <u><b>Processor performance</b></u> in the <u><b>Other differences</b></u> section</li> </ol>	Dec.4, 2025

## Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

To the maximum extent permitted by applicable law, the Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. The Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.