/*!
    \file    readme.txt
    \brief   description of the use CLA0 result as CLA1 input

    \version 2025-07-15, V1.0.0, firmware for GD32G5x3
*/

/*
    Copyright (c) 2025, GigaDevice Semiconductor Inc.

    Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:

    1. Redistributions of source code must retain the above copyright notice, this
       list of conditions and the following disclaimer.
    2. Redistributions in binary form must reproduce the above copyright notice,
       this list of conditions and the following disclaimer in the documentation
       and/or other materials provided with the distribution.
    3. Neither the name of the copyright holder nor the names of its contributors
       may be used to endorse or promote products derived from this software without
       specific prior written permission.

    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
OF SUCH DAMAGE.
*/

  This demo is based on the GD32G553Q-EVAL-V1.0 board, it shows how to use CLA0 result as CLA1 input. In
this demo, for CLA0, PB6 and PB5 is selected as input of SIGS0 and SIGS1 respectively. For CLA1, PB0 and PA8
is selected as input of SIGS0 and SIGS1 respectively. CLA0 result is selected as input2 of CLA1. PA7 is used
as CLA1OUT.
  Configure PC0,PC1,PC2,PC3 as output pins and subsequently connect PC0 to PB6, PC1 to PB5,
PC2 to PB0, PC3 to PA8 using Dupont wire.
  PB0 and PB6 is configured as output and is toggled every 1ms. PB5 is configured as output and
PB5 outputs HIGH. PA8 is configured as output and is toggled every 1ms, it inverted to PB0. In CLA0, the logic
of IN0 and IN1 is AND, so the CLA0 result is same as PB6. In CLA1, the logic of IN0, IN1 and IN2 is XOR, so
the output of CLA1 is same as PA8. We can monitor the waveform of CLA1 output by oscilloscope.
  The demo diagram as shown below:

                        CLA0                      CLA1
                       ______                   _______
                  PB6 |      |                 |       |
                ------|      |    CLA0 result  |       |
                  PB5 | AND  |-----------------|       |
                ------|      |          PB0    |       |
                      |      |        ---------|  XOR  |-------------PA7
                      |______|                 |       |
                                        PA8    |       |
                                      ---------|       |
                                               |_______|








