

# GigaDevice Semiconductor Inc.

# GD30BC2416x 1.5A Switching charger with power path management

**Datasheet** 



# **Table of Contents**

Tab	le o	f Contents	2
List	of l	Figures	4
List	of <sup>-</sup>	Tables	5
1	Fea	tures	6
2	Apr	olications	6
		neral description	
		vice overview	
- 4.		Device information	
4.2		Block diagram	
4.3		Pinout and pin assignment	
4.4		Pin definitions	
5	Fun	nctional description	11
5.	1	Operation modes	11
5.2	2	Battery charging	11
	5.2.1	,	
	5.2.2		
5.3	3	Synchronous boost converter	13
5.4		Power path management	
	5.4.1	3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	5.4.2 _		
5.		NTC battery temperature	
5.0		LED driver	
	5.6.1		
	5.6.2	1 ,	
	5.6.3		
	5.6.4		
5.	7	EN and IRQ	17
5.8	8	Over temperature protection	17
5.9	9	I <sup>2</sup> C interface	17
5.	10	Register Map	18
	5.10	.1 Fault Register	18
	5.10	.2 Status Register 1	20



	5.	10.3	Status Register 2	21
	5.	10.4	Control Register	21
	5.′	10.5	User configure Register 1	
	5.	10.6	User configure Register 2	
	5.	10.7	User configure Register 3	23
		10.8	Watchdog Register	
		10.9	LED Register	
		10.10	ADC Register	
	5.	10.11	DEBUG Register	25
6	EI	lectri	cal characteristics	26
	6.1	Abs	solute maximum ratings	26
	6.2	Red	commended operation conditions	26
	6.3	Ele	ctrical sensitivity	26
	6.4	Pov	ver supplies voltages and currents	27
	6.5	Log	jic input characteristics	27
	6.6	Оре	en drain outputs characteristics	27
	6.7	NTO	C characteristics	27
	6.8	Swi	tching charger characteristics	28
	6.9	Вос	ost converter characteristics	29
	6.10	) A	DC characteristics	30
	6.11	Т	iming characteristics	31
	6.12	!   <sup>2</sup>	C characteristics	31
	6.13	Р	rotection features	31
7	Ту	/pical	application circuit	33
8	La	ayout	guideline	34
9	Pa	ackaç	ge information	35
	9.1	QFI	N20 package information	35
	9.2	The	rmal characteristics	37
10	)	Orde	ring information	38
11	l	Revis	sion history	39



# **List of Figures**

Figure 4-1 Block diagram for GD30BC2416x	8
Figure 4-2 GD30BC2416x QFN20 pinouts	9
Figure 5-1 Operation modes	11
Figure 5-2 Battery charge state diagram	12
Figure 5-3 Battery charge cycle and charge parameters	12
Figure 5-4 The principle diagram for LDO	14
Figure 5-5 Diagram for the NTC circuit	15
Figure 5-6 1-LED Mode	
Figure 5-7 2-LED Mode	16
Figure 5-11 I <sup>2</sup> C communication flow	18
Figure 6-1. Constant current charging efficiency	28
Figure 6-2. Constant current charging chip case temperature	29
Figure 6-3. Boost conversion efficiency	30
Figure 6-4. I <sup>2</sup> C bus timing diagram	31
Figure 7-1 Typical GD30BC2416x application circuit	33
Figure 8-1 Typical GD30BC2416x layout guideline	
Figure 9-1 QFN20 package outline	35
Figure 9-2 QFN20 recommended footprint	36



## **List of Tables**

Table 4-1 Device information for GD30BC2416x	8
Table 4-2. GD30BC2416x QFN20 pin definitions	9
Table 5-1 Description of resistors for the NTC circuit	15
Table 5-2 1-LED Display Mode	15
Table 5-3 2-LED Display Mode	16
Table 5-4 LED Display Mode Register	16
Table 5-5 LED Driving Register	16
Table 5-6 LED Control Register	16
Table 6-1 Absolute maximum ratings	26
Table 6-2 Recommended operation conditions	26
Table 6-3 Electrostatic Discharge characteristics	26
Table 6-4 Power supplies voltages and currents	27
Table 6-5 Logic input characteristics	27
Table 6-6 Open drain output characteristics	27
Table 6-7 NTC characteristics	27
Table 6-8 Charger characteristics	28
Table 6-9 Boost converter characteristics	29
Table 6-10 ADC characteristics	30
Table 6-11 Timing characteristics	31
Table 6-13 I <sup>2</sup> C characteristics	31
Table 6-14 Protection features characteristics	31
Table 9-1. QFN20 dimensions	35
Table 9-2. Package thermal characteristics <sup>(1)</sup>	37
Table 10-1 Part ordering code for GD30BC2416x devices	38
Table 11-1 Revision history	39



#### 1 Features

- Extreme low quiescent current, <5uA in sleep mode
- Charging features
  - Switching charging up to 1.5A maximum current programmable through ISET
  - Support variety of battery chemistries, 4.1/4.2/4.3/4.35/4.4V @0.5%
  - Full charge cycle: pre-charge, constant current and constant voltage
  - Charging current and pre-charging current are all programmable through I<sup>2</sup>C

#### ■ Boost converter

- Support up to 1A load current
- High efficiency synchronous boost converter @95%
- Output current limit programmable through I<sup>2</sup>C, 1.6A/1.8A/2.0A/2.2A

#### ■ Power path management

- Power path management allows simultaneous battery charging and system supply, system discharge priority
- When the system load increases, the charging current is reduced dynamically according to the input current and system voltage
- USB current limit programmable through I<sup>2</sup>C, 95%/100%/105%/110% @IcccH + 0.5A (Maximum current 3A)
- Over voltage protection up to 5.6V, V<sub>SYS</sub> voltage regulation limit: 4.6V

#### Protection features

- Short Circuit Protection
- Over/Under temperature protection
- Input Over Voltage/Current Protection
- Boost over voltage (OV) during charge @5.5V
- Boost under voltage (UV) when charge/discharge @4.3V

#### Additional features

- 3.3V LDO support 50mA
- Programmable LED driver
- Low external component count
- Simple I<sup>2</sup>C compatible interface

## 2 Applications

- Headsets and hearing aids
- Low battery applications such as smart watches and fitness accessories
- Patient monitors and portable medical equipment



#### 3 General description

The GD30BC2416x is a highly integrated, programmable, low quiescent current power management integrated circuit (PMIC) that integrates the most common needs for wearables and low power battery applications.

The GD30BC2416x integrates a switching charger of programmable charging current (up to 1.5A) and a synchronous boost converter at Typical 5V output. The IC also includes a 12-bit ADC for battery gauge monitoring, and a low quiescent current, low noise LDO capable of delivering 50mA load current.

The device integrates advanced power path management and control that allow the device to provide power to the system while charging the battery even with poor adapters. The dynamic power path management automatically balances the currents delivered to the system and battery charging. A high voltage and over current protection circuit is implemented in the IC to protect it from high input voltage as high as 20V.

The GD30BC2416x device supports charge current up to 1.5A and termination current down to 5mA. The maximum charge current is set at a default of 1.5A and is programmable by connecting an external resistor from ISET pin to ground. The battery is charged using a standard Li-Ion charge profile with three phases: pre-charge, constant current and constant voltage regulation.

The device has several power saving modes to increase battery life whether the product is in storage or in operation. The quiescent current could be as low as 5uA when it is in sleep mode and thus most battery could sustain more than a year in shelf.

The versatile features of GD30BC2416x allow for it to best used in wearable applications such as headsets, earbuds and hearing aids, or low battery applications such as smart watches and fitness accessories, or patient monitors and portable medical equipment.



# 4 Device overview


#### 4.1 Device information

Table 4-1 Device information for GD30BC2416x

Part Order Code	Package	Description
GD30BC2416FUTR	QFN20	Cooperate with MCU solution, supports
GD30DC2410FU1R	QFIN20	EN control

## 4.2 Block diagram


Figure 4-1 Block diagram for GD30BC2416x





## 4.3 Pinout and pin assignment

Figure 4-2 GD30BC2416x QFN20 pinouts



#### 4.4 Pin definitions

Table 4-2. GD30BC2416x QFN20 pin definitions

Table 4-2. GD30BC2410X QFN20 pill definitions					
Pin Name	Pins	Pin Type	Functions description		
VCC	1	Р	LDO output voltage, connect a capacitor to ground.		
VBAT	2	Р	Connect to positive node of a battery.		
EN	3	Ι	IC enable.		
IRQ	4	0	Interrupt output.		
AGND	5	G	Ground.		
AGND	6	G	Ground.		
LED1	7	0	LED driver #1 for battery gauge monitor or other.		
LED2	8	0	LED driver #2 for battery gauge monitor or other.		
ISET	9	Ι	Set the charge current by connecting a resistor to ground.		
NTC	10	Ι	Thermistor terminal voltage for battery, or pull high to DISABLE the IC.		
VUSB	11,12	Р	Power input from USB or 5-V voltage source.		
VSYS	13,14	Р	Output of boost converter or system voltage.		
SW	15,16	Р	Switching node, connecting to VBAT by an inductor.		
NC	17	_	This pin is not connected to silicon.		
NC	18	_	This pin is not connected to silicon.		
SCL	19	Ι	I <sup>2</sup> C communication to the host controller, clock.		



SDA	20	I/O	I <sup>2</sup> C communication to the host controller, data.	
PGND	EPAD	G	Device power ground.	

#### Notes:

1. Type: I = input, O = output, I/O = input or output, P = power, G = Ground.




#### 5 Functional description

#### 5.1 Operation modes

The GD30BC2416x IC has three different operation modes: Sleep, Battery and USB operation mode, as shown in Figure 5-1.

Figure 5-1 Operation modes



#### 5.2 Battery charging

#### 5.2.1 Battery charger state

The GD30BC2416x device integrates a switching charger that allows the battery to be charged with a programmable charge current up to 1.5A. In addition to the charge current, other charging parameters can be also programmed through  $I^2C$  such as the battery regulation voltage, pre-charge current. The device supports multiple battery regulation voltage regulation settings ( $V_{\text{CVCH}}$ ) and charge current ( $I_{\text{CCCH}}$ ) options to support multiple battery chemistries for single-cell applications. A full one-cell charger state diagram as shown in Figure 5-2 is implemented in the IC.






Figure 5-2 Battery charge state diagram

#### **5.2.2** Charge parameters


The maximum charge current is programmed by a resistor connected from the ISET pin to ground. The resistor value can be calculated as:

$$R_{CCCH} = \frac{10}{I_{CCCH}} k\Omega$$

$$I_{PCH} = \frac{I_{CCCH}}{10}$$

Where the unit of I<sub>CCCH</sub> is A. The charge current also varies in different charging stages constant current loop (CC), constant voltage loop (CV). During the charging process, all control loops are enabled and the one that is dominant takes control regulating the charge current as needed. The relevant charge parameters and control loops are defined as in Figure 5-3.

Figure 5-3 Battery charge cycle and charge parameters



The charger input has back to back blocking FETs to prevent reverse current flow from VBAT to VUSB. They also integrate control circuitry regulating the input current and prevents excessive currents from being drawn from the USB power supply for more reliable operation.



#### 5.3 Synchronous boost converter

The integrated synchronous boost converter is a wide input range, high-efficiency, DC-to-DC step-up switching regulator. It is capable of delivering up to 5W of output power, integrated with a  $150 \, \mathrm{m}\Omega$  high side PMOS and a  $150 \, \mathrm{m}\Omega$  low side NMOS. It uses a PWM current-mode control scheme. An error amplifier integrates error between the internal feedback signal proportional to VSYS and the internal reference voltage. The output of the integrator is then compared to the sum of a current-sense signal and the slope compensation ramp. This operation generates a PWM signal that modulates the duty cycle of the power MOSFETs to achieve regulation for output voltage.

Integrated VBAT to VSYS synchronous boost output function, the output voltage is 5V, which can be set to 4.8V to 5.15V by I<sup>2</sup>C. The boost module integrates the current limiting function. When the load current is too large, the chip enters the cycle-by-cycle current limiting mode, limiting the peak inductor current to 2.0A, which can be configured to 1.6A/1.8A/2.0A/2.2A by I<sup>2</sup>C. At the same time, the output voltage starts to drop. When the output voltage drops to 4.3V, the short-circuit protection is triggered.

The boost module also integrates an overvoltage protection function. When the output voltage is higher than 5.5V, the overvoltage protection is triggered. When the voltage of the boost module drops below 2.8V during the working process of the booster module, the boost module is automatically closed and locked in the under voltage lockout state.

The boost regulator provides excellent stability over a wide range of output current and operates in DCM at light loads for excellent efficiency. The switching frequency is fixed at 1MHz to reduce the external inductor size. The boost regulator is disabled when USB voltage is detected to save power.

#### 5.4 Power path management

#### **5.4.1** Power path management

The device integrates advanced power path management and control that allows the device to provide power to the system while charging the battery even with low power adapters. The dynamic power path management is able to automatically balance the currents delivered to the system and battery charging.

The charging current can be set to I<sub>CCCH</sub> through the off-chip resistor connected to the ISET pin, and the chip input current is limited to I<sub>CCCH</sub> +0.5A by the input current limit switch. In the charging and discharging mode, the system discharge priority. There are two situations that will cause the charging current to drop.

1) When the discharge current plus the rated charging is higher than I<sub>CCCH</sub> +0.5A, the dynamic path management loop automatically reduces the charging current to meet the



discharge demand.

2) When the power supply capacity of the input adapter is lower than Iccch+0.5A, and the rated charging current plus the VSYS discharge current is greater than the power supply capacity of the adapter, the VSYS voltage will drop, as the VSYS voltage drops to 4.6V, the charging current will be reduced through the feedback loop.

The chip also integrates the charging current temperature modulation function, when the chip temperature exceeds 110 degrees Celsius, the charging current is automatically reduced.


The input current limit switch also integrates short-circuit protection and over-current protection. When the current in the input switch exceeds 3A, the over-current protection is triggered. When the VSYS voltage drops below 4V, the short-circuit protection is triggered, the system stops working, and the input switch is closed. The chip enters hiccup mode and restarts every 250ms to check whether the abnormality exists. If the abnormality is removed, the chip returns to normal operation

#### 5.4.2 LDO

A linear regulator is integrated to supply part of the chip and external circuits or MCU.

Output voltage of the LDO is 3.3V and the output driving current is 50mA. When output current exceeds 50mA, the output value will drop. When the chip works in sleep mode, LDO will enter low power mode to save power, which provides 10mA driving capability.

Figure 5-4 The principle diagram for LDO



#### 5.5 NTC battery temperature

The GD30BC2416x chip integrates an NTC battery temperature protection circuit, which provides the over-temperature protection of high temperature 55°C and low temperature -10°C. The corresponding high and low temperature threshold voltages are respectively 30% and 60% of the input system voltage. When the battery temperature exceeds 55°C or fall below -10°C, the correlative high or low temperature output will be set high separately. If NTC pin is pulled down to GND, the NTC function is closed.



Figure 5-5 Diagram for the NTC circuit




Table 5-1 Description of resistors for the NTC circuit

Symbol	Parameter	Typical value	Unit
R <sub>NTC</sub> NTC thermistor		10	ΚΩ
R <sub>T1</sub>	Resistor for voltage division	5.23	ΚΩ
R <sub>T2</sub>	Resistor for voltage division	9.31	ΚΩ

#### 5.6 LED driver

The chip supports 1-2 LED mode (see Table 5-2 to Table 5-3). The GD30BC2416x supports LED control by  $I^2C$  (see Table 5-4 to Table 5-6).

## 5.6.1 LED connection and display mode

Figure 5-6 1-LED Mode





Table 5-2 1-LED Display Mode

Mode	Battery Status	DLED1
Chorgo	Full	Always On
Charge	Charging	Blink at 1Hz



Figure 5-7 2-LED Mode



**Table 5-3 2-LED Display Mode** 

Mode	Battery Status	DLED1	DLED2
Chargo	Full	Off	Always On
Charge	Charging	Off	Blink at 1Hz

#### 5.6.2 LED Display Mode Configuration

**Table 5-4 LED Display Mode Register** 

Register Address	Bits	R/W	Fields	Description
				LED mode status, default: 2'b00
				00: 2 LED Mode
0x0d	[2:1]	RW	LED_I2C_MDST	01: RSVD
				10: 1 LED Mode
				11: RSVD

## **5.6.3** LED Driving Capability Configuration

**Table 5-5 LED Driving Register** 

Register Address	Bits	R/W	Fields	Description
				LED current set, default: 2'b10
				00: 0.5 mA
0x04	[5:4]	RW	LED_DRV	01: 1 mA
				10: 2 mA
				11: 4 mA

#### 5.6.4 LED Display Control by I2C

**Table 5-6 LED Control Register** 

Register	Bits	R/W	Fields	Description
Address	Dits	IX/ VV	rielus	Description



Register Address	Bits	R/W	Fields	Description
				I2C control enable, default: 1'b0
0x0d	[0]	RW	LED_I2C_EN	0: LED hardware control
				1: LED I2C control
				LED Status, default: 4'b0000
0x0d	[11:10]	RW	LED_I2C_ST	[11]: LED2 Status (0: Off, 1: On)
				[10]: LED1 Status (0: Off, 1: On)

#### 5.7 EN and IRQ

The IRQ pin will generate an 8ms neg-edge pulse, when fault or work status are appeared. MCU can wake up the chip by giving a high voltage on EN pin.

IRQ sources include the following:

- 1) Battery charge end
- 2) Watch dog time out fault
- 3) Battery charge time out fault
- 4) Battery pre-charge time out fault
- 5) Over temperature fault (more than 150°C)
- 6) NTC Hot fault
- 7) NTC cold fault
- 8) VSYS under voltage fault
- 9) VSYS over voltage fault
- 10) USB plug in
- 11) USB pull out
- 12) VUSB over voltage fault
- 13) VBAT over voltage fault when charge the battery
- 14) VBAT under voltage fault when the battery discharge

#### 5.8 Over temperature protection

If the die temperature exceeds the trip point of the thermal shutdown limit  $(T_{SD})$ , all the circuits are disabled, and the IRQ pin is pulled low.


#### 5.9 I<sup>2</sup>C interface


The I<sup>2</sup>C (inter-integrated circuit) module provides an I<sup>2</sup>C interface which is an industry standard two-line serial interface for MCU to communicate with external I<sup>2</sup>C interface. I<sup>2</sup>C bus uses two serial lines: a serial data line (SDA), and a serial clock line (SCL).

The I<sup>2</sup>C interface implements standard I<sup>2</sup>C protocol with standard-mode (up to 100 kHz) and fast-mode (up to 400 kHz). The I<sup>2</sup>C interface only supports Slave-mode. The I<sup>2</sup>C interface receive data on rising SCL and transmit data on falling SCL.



Figure 5-8 I<sup>2</sup>C communication flow





The data format is fixed:

8bit function (2'b10 + 5bit(register address), +1bit(1'b0-write, 1'b1-read))

- + 8bit data[15:8]
- + 8bit data[7:0].

## 5.10 Register Map

#### 5.10.1 Fault Register

Bits	R/W	fields	default	Description
15	RW	I2C_ACK_FAULT	0b0	I2C fault Software can clear it by writing 1. 0: I2C normally 1: I2C ACK fault/clear
14	R	RSVD	0b0	Must be kept at reset value.
13	R	PCH_TO_FAULT	0b0	Pre-charge timeout fault Software can clear it by writing Control Register bit10 I2C_CLR_FAULT. 0: Pre-charge normally 1: Pre-charge timeout fault
12	R	CH_TO_FAULT	0b0	Charge timeout fault Software can clear it by writing Control Register bit10 I2C_CLR_FAULT. 0: Charge normally 1: Charge timeout fault
11	R	WDG_FAULT	0b0	Watchdog timeout fault





Bits	R/W	fields	default	Description
				1: VBAT under voltage fault
				Over temperature fault
0	R	TEMP_FAULT	0b0	0: The battery temperature normally
				1: The battery over temperature fault

## 5.10.2 Status Register 1

Bits	R/W	fields	default	Description
				Pre-charge enable flag
15	R	PCH_ENF	0b0	0: Pre-charge is disabled
				1: Pre-charge is enabled
				VUSB enable flag
14	R	VUSB_ENF	0b0	0: VUSB is disabled
				1: VUSB is enabled
				VUSB over voltage detection enable flag
13	R	VUSBOV_ENF	0b0	0: VUSB over voltage detection is disabled
				1: VUSB over voltage detection is enabled
				VBAT pre-charge output flag
12	R	VBAT_PCH_OF	0b0	0: VBAT is higher than pre-charge threshold voltage VPCH
				1: VBAT is lower than pre-charge threshold voltage VPCH
				VBAT re-charge output flag
11	R	VBAT_RCH_OF	0b0	0: VBAT is higher than re-charge threshold voltage VRCH
				1: VBAT is lower than re-charge threshold voltage VRCH
10	R	RSVD	0b0	Must be kept at reset value
9	R	RSVD	0b0	Must be kept at reset value
8	R	RSVD	0b0	Must be kept at reset value.
				USB plug in flag
7	R	USB_PLINF	0b0	0: USB is not plugged in
				1: USB is plugged in
				Charge end flag
6	R	CH_ENDF	0b0	0: Charge is not ended
				1: Charge is ended
				Constant current charge end flag
5	R	CCCH_ENDF	0b0	0: Constant current charge is not ended
				1: Constant current charge is ended
4	R	RSVD	0b0	Must be kept at reset value
3	R	RSVD	0b0	Must be kept at reset value
2	R	RSVD	0b0	Must be kept at reset value
1	R	RSVD	0b0	Must be kept at reset value
0	R	BST_ENF	0b0	Boost enable flag



Bits	R/W	fields	default	Description
				0: Boost is disabled
				1: Boost is enabled

## 5.10.3 Status Register 2

Address: 0b 00010

Bits	R/W	fields	default	Description
15:8	R	RSVD	0b0	Must be kept at reset value.
7	R	RSVD	0b0	Must be kept at reset value
6	R	RSVD	0b0	Must be kept at reset value
				Re-charge comparator enable flag
5	R	RCHCMP_ENF	0b0	0: Re-charge comparator is disabled
				1: Re-charge comparator is enabled
				VBAT over voltage detection enable flag
4	R	VBAT_OV_ENF	0b0	0: VBAT over voltage detection is disabled
				1: VBAT over voltage detection is enabled
3:2	R	RSVD	0b0	Must be kept at reset value.
				Pre- charge comparator enable flag
1	R	PCHCMP_ENF	0b0	0: Pre-charge comparator is disabled
				1: Pre-charge comparator is enabled
				Charge enable flag
0	R	CH_ENF	0b0	0: Charge is disabled
				1: Charge is enabled

## 5.10.4 Control Register

Bits	R/W	fields	default	Description
15	RW	RSVD	0b0	Must be kept at reset value.
				Temperature regulation enable
14	RW	TEMPREG_EN	0b0	0: Enable temperature regulation
				1: Disable temperature regulation
				Feed watchdog
				Software can clear it by writing 1 to this bit, or reset
13	RW	WDG_CLR	0b0	watchdog register bits WDG_DATA[9:1].
				0: Watchdog normally
				1: Feed watchdog
12	R	RSVD	0b0	Must be kept at reset value.
				ADC enable
11	RW	ADC_EN	0b0	0: Disable ADC
				1: Enable ADC
10	RW	I2C_CLR_FAULT	0b0	I2C clear all faults



Bits	R/W	fields	default	Description
				0: No effect
				1: Clear all faults
				Reset all chip
9	RW	RST_ALL	0b0	0: No effect
				1: Reset all chip
				Reset all chip but I2C itself
8	RW	RST_OTHS	0b0	0: No effect
				1: Reset all chip but I2C itself
				ADC clock selection
				00: ADC clock is 2MHz
7:6	RW	ADC_CLKSEL	0b0	01: ADC clock is 1MHz
				10: ADC clock is 500kHz
				11: ADC clock is 250kHz
5	R	RSVD	0b0	Must be kept at reset value.
				Boost enable
4	RW	BST_EN	0b0	0: Disable boost
				1: Enable boost
				Charge enable
3	RW	CH_EN	0b0	0: Disable charge
				1: Enable charge
2	RW	RSVD	0b0	Must be kept at reset value
1	RW	RSVD	0b0	Must be kept at reset value
				Sleep mode enable
0	RW	SLP_EN	0b0	0: Disable Sleep mode
				1: Enable Sleep mode

## 5.10.5 User configure Register 1

Bits	R/W	fields	default	Description
15:6	R	RSVD	0b0	Must be kept at reset value.
				LED current set
				00: 0.5 mA
5:4	RW	LED_DRV	0b10	01: 1 mA
				10: 2 mA
				11: 4 mA
				Boost maximum current threshold set
				00: Boost maximum current threshold 1.6A
3:2	RW	BST_ITHSET	0b10	01: Boost maximum current threshold 1.8A
				10: Boost maximum current threshold 2.0A
				11: Boost maximum current threshold 2.2A
1:0	RW	RSVD	0b10	Must be kept at reset value



## 5.10.6 User configure Register 2

Address: 0b 00101

Bits	R/W	fields	default	Description
15:13	R	RSVD	0b0	Must be kept at reset value.
				VSYS voltage set
				000: Boost output voltage 4.8V
				001: Boost output voltage 4.85V
				010: Boost output voltage 4.9V
12:10	RW	VSYS_SET	0b100	011: Boost output voltage 4.95V
				100: Boost output voltage 5V
				101: Boost output voltage 5.05V
				110: Boost output voltage 5.1V
				111: Boost output voltage 5.15V
				VUSB current limit set
				00: VUSB current limit is set to 95%
9:8	RW	VUSB_CL_SET	0b01	01: VUSB current limit is set to 100%
				10: VUSB current limit is set to 105%
				11: VUSB current limit is set to 110%
				Pre-charge current set
				00: Pre-charge current is set to 50%
7:6	RW	IPCH_SET	0b01	01: Pre-charge current is set to 100%
				10: Pre-charge current is set to 150%
				11: Pre-charge current is set to 150%
				Pre-charge terminate voltage set
				00: Pre-charge terminate voltage is 3.0V
5:4	RW	VPCHT_SET	0b01	01: Pre-charge terminate voltage is 3.1V
				10: Pre-charge terminate voltage is 3.2V
				11: Pre-charge terminate voltage is 3.3V
				Constant current charge current set
				00: Constant current charge current is set to 100%
3:2	RW	ICCCH_SET	0b0	01: Constant current charge current is set to 75%
				10: Constant current charge current is set to 50%
				11: Constant current charge current is set to 25%
	-			Re-charge threshold voltage set
				00: Re-charge threshold voltage is 3.9V
1:0	RW	VRCHT_SET	0b01	01: Re-charge threshold voltage is 4.0V
				10: Re-charge threshold voltage is 4.1V
				11: Re-charge threshold voltage is 4.2V

## **5.10.7** User configure Register 3



Bits	R/W	fields	default	Description		
15:7	R	RSVD	0b0	Must be kept at reset value.		
6:5	RW	RSVD	0b01	Must be kept at reset value		
				Constant current charge terminate voltage set		
			000: Constant current charge terminate voltage is 4.2V			
				001: Constant current charge terminate voltage is 4.1V		
				010: Constant current charge terminate voltage is 4.3V		
4:2	RW	VCCCHT_SET		011: Constant current charge terminate voltage is 4.35V		
				100: Constant current charge terminate voltage is 4.4V		
				101: Constant current charge terminate voltage is 4.2V		
				110: Constant current charge terminate voltage is 4.2V		
				111: Constant current charge terminate voltage is 4.2V		
				Charge terminate current set		
				00: Charge terminate current minus 10mA		
1:0	RW	ICHT_SET	0b10	01: Charge terminate current minus 5mA		
		10: Charge terminate currer		10: Charge terminate current no change		
				11: Charge terminate current plus 5mA		

## 5.10.8 Watchdog Register

Address: 0b 01011

Bits	R/W	Fields	default	Description
15:10	R	Reserved	0b0	Must be kept at reset value.
		14/DO DATA		Watchdog counter set
9:1	RW	WDG_DATA	0x1ff	Only set watchdog counter when WDG_EN is 0
	Watchdog en		Watchdog enable	
0	RW	WDG_EN	0.00	0: Disable watchdog
				1: Enable watchdog

## 5.10.9 LED Register

Bits	R/W	fields	default	Description
15:14	R	Reserved	0b0	Must be kept at reset value.
13	RW	RSVD	0b0	Must be kept at reset value
12	RW	RSVD	0b0	Must be kept at reset value
			LED2 Status	
11	RW	LED2_I2C_ST	0.00	0: Off
				1: On
				LED1 Status
10	RW	LED1_I2C_ST	0b0	0: Off
				1: On
9:3	R	RSVD	0b0	Must be kept at reset value.



Bits	R/W	fields	default	Description
				LED mode status
2:1	RW	RSVD	0b0	00: 2 LED mode
				10: 1 LED mode
				LED I2C control enable
0	RW	LED_I2C_EN	0b0	0: LED Hardware control
				1: LED I2C control

# 5.10.10 ADC Register

Address: 0b 01110

Bits	R/W	fields	default	Description
15:4	R	ADC_DATA	0b0	ADC measure 12 bit data.
	RW			ADC channel select
		ADC_CHSEL		000: Channel VBAT
			0b0	001: Channel VRCH
3:1				101: Channel VIC
				110: Channel VIR
				111: Channel AVSS
0	R	RSVD	0b0	Must be kept at reset value.

## 5.10.11 DEBUG Register

Bits	R/W	fields	default	Description	
15	RW	RSVD	0b1	Must be kept at reset value	
14:12	R	RSVD	0b0	Must be kept at reset value.	
				Charge status timeout time select	
				00: 120 minute	
11:10	R/W	CH_TO_SEL	0b0	01: 180 minute	
				10: 240 minute	
				11: 60 minute	
			0b0	Battery is charged fully, set by software. It will affect the	
				LED display	
	D 447	\/DAT_EUU		0: Battery is not charged fully. LED displays normally	
9	R/W	VBAT_FULL		according to battery power	
				Battery is charged fully. LED displays according to	
				battery full charge	
8:0	R	RSVD	0b0	Must be kept at reset value.	



#### 6 Electrical characteristics

#### 6.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 6-1 Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
Vusa	Power supply pin from USB other 5V input	-0.3	7	V
VUSB	Power supply pin from USB other 5V input, pulsed less than 20us	-0.3	20	V
$V_{BAT}$	Battery voltage	-0.3	7	V
V <sub>SYS</sub>	Output Voltage	-0.3	7	V
Vcc	LDO output voltage and Internal logic voltage	-0.3	7	V
V <sub>IO</sub>	I/O pin voltage (LEDx, ISET, EN, NTC, SCL, SDA)	-0.3	7	V
Vsw	Switching node voltage (SW)	-0.3	7	V
	Thermal characteristics			
TJ	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	<del>-</del> 65	150	°C

#### 6.2 Recommended operation conditions

**Table 6-2 Recommended operation conditions** 

Symbol	Parameter	Min	Тур	Max	Unit
Vusa	Power supply pin from USB other 5V input		5.0	5.5	V
$V_{BAT}$	Battery voltage	2.2	4.0	4.4	V
Vsys	BOOST output Voltage	4.8	5.0	5.15	V
Vcc	LDO output voltage and Internal logic voltage	2.0	3.3	3.6	V
	Thermal characteristics				
T <sub>A</sub>	Operating ambient temperature	-20	_	85	°C

#### 6.3 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample.

**Table 6-3 Electrostatic Discharge characteristics** 

Symbol	Parameter	Conditions	Value	Unit	



Vesd(HBM)		Electrostatic discharge	T <sub>A</sub> = 25 °C;	.2000		
\	/ESD(HBM)	voltage (human body model)	JS-001-2017	±2000	V	
,	/	Electrostatic discharge	T <sub>A</sub> = 25 °C;	.1000	1/	
\	VESD(CDM)	voltage (charge device model)	JS-002-2018	±1000	V	

## 6.4 Power supplies voltages and currents

Table 6-4 Power supplies voltages and currents

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
la	Sleep mode quiescent	V <sub>BAT</sub> = 5 V, T <sub>A</sub> = 25 °C			5.0	μΑ
lα	current	V <sub>BAT</sub> = 5 V, T <sub>A</sub> = 85 °C	_	_	TBD	μΑ
ton	Turn-on time	V <sub>USB</sub> > V <sub>UVLO</sub> to outputs ready	5.0	_	_	ms
Vcc	VCC regulator voltage	$I_{VCC} = 0$ to 50 mA ( $V_{BAT} > 3.4 \text{ V}$ )	3.1	3.3	3.5	V

## 6.5 Logic input characteristics

**Table 6-5 Logic input characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL	Input logic low voltage	_	0	_	0.35 * Vcc	V
ViH	Input logic high voltage	_	0.65 * Vcc	_	5.5	V
V <sub>HYS</sub>	Input logic hysteresis	_	100	1		mV

## 6.6 Open drain outputs characteristics

Open drain output pins include SCL, SDA, IRQ.

Table 6-6 Open drain output characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{OL}$	Output logic low voltage	$I_0 = 5 \text{ mA}$	_	_	0.1	V
loz	Output high impedance leakage	$V_O = V_{BAT}$	-2	_	2	μΑ

#### 6.7 NTC characteristics

**Table 6-7 NTC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VTL	Low Temperature threshold voltage	_		0.6 * V <sub>SYS</sub>	_	V
Vтн	High Temperature threshold voltage	_	_	0.3 * V <sub>SYS</sub>	_	V
Voffset	Offset Volatage		1		5	mV




## 6.8 Switching charger characteristics

**Table 6-8 Charger characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	CV Charge voltage	Programmable	4.1	4.2	4.4	V
Vсvсн	CV Charge voltage precision	_	_	0.5	_	%
Ісссн	CC Charge current	$R_{CCCH} = 20 \text{ K}\Omega$	1	0.5	_	Α
I <sub>PCH</sub>	Pre-Charge current	$R_{CCCH} = 20 \text{ K}\Omega$	40	50	60	mA
I <sub>TER</sub>	Charge terminate current	_	I <sub>PCH</sub> + 10			mA
V <sub>PCH</sub>	Pre-Charge to CC charge transition	Programmable	_	3.0	_	V
VPCHHYS	Pre-Charge hysteresis voltage	_	_	200	_	mV
V <sub>RCH</sub>	Re-Charge threshold	_	_	4	_	V
VRCHHYS	Re-Charge hysteresis voltage			200	_	mV

Figure 6-1. Constant current charging efficiency





Temperture(C) 

Charge Time (S)

Figure 6-2. Constant current charging chip case temperature

#### 6.9 Boost converter characteristics

**Table 6-9 Boost converter characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>BAT</sub> Operation battery voltage		_	3.0	3.7	4.5	V
VBATLOW	Minimum battery	I <sub>SYS</sub> = 1.0 A	2.9	_	_	V
I <sub>BAT</sub>	Boost operation current	$V_{BAT} = 3.7 \text{ V}$	_	4.0	6.0	mA
\/	Output voltage	$I_{SYS} = 0 \text{ mA}$	4.90	5.05	5.15	V
V <sub>SYS</sub>	Output voltage	I <sub>SYS</sub> = 1.0 A	4.80	5.00	5.15	V
ΔV <sub>SYS</sub>	Output ripple	_	_	100	_	mV
Isys	Output current	_	_	_	1.0	Α
R <sub>HS</sub>	High Side PMOS on resistance	Vcc = 3.3 V, T <sub>A</sub> = 25 °C	_	150	_	mΩ
RLS	Low Side NMOS on resistance	Vcc = 3.3 V, T <sub>A</sub> = 25 °C	_	150	_	mΩ
I <sub>LIM</sub>	Peak current limit	V <sub>BAT</sub> = 3.7 V, T <sub>A</sub> = 25 °C	_	2.0	_	Α
	Peak current limit during startup	$V_{BAT} = 3.7 \text{ V}, T_A = 25 ^{\circ}\text{C}$	_	0.6	_	Α
fsw	Switching frequency	_	0.9	1.0	1.1	MHz
Isw	Switching node leakage	_	_	_	1.0	uA
D <sub>max</sub>	Maximum Duty Cycle		90	_	_	%






Figure 6-3. Boost conversion efficiency

#### 6.10 ADC characteristics

**Table 6-10 ADC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>BAT</sub>	Operation battery voltage	_	3.0	3.7	4.5	V
f <sub>ADC</sub>	ADC clock frequency	_	_	2.0	_	MHz
fs	Sampling rate	_	_	0.08	_	MSPS
V <sub>REFP</sub>	Positive Reference Voltage	_	2.49	2.5	2.51	V
VREFN	Negative Reference Voltage	_	_	0	_	V
4	Compling time	fanc = 2 MHz	_	6	_	us
ts	Sampling time	IADC = 2 IVITIZ	_	12	_	1/ f <sub>ADC</sub>
<b>t</b> =====	Total conversion time(including			25		1/ f <sub>ADC</sub>
tconv	sampling time)	_		23	_	17 TADC
tstab	Power-up time		1	_	1	us
ENOB	Effective number of bits	$f_{ADC} = 2 MHz$		10.3	_	bits
SNDR	Signal-to-noise and distortion ratio	Input Frequency = 2	_	63.8	_	
SNR	Signal-to-noise ratio	kHz	_	64.5	_	dB
THD	Total harmonic distortion	Temperature = 25 °C	_	-71.0	_	
Offset	Offset error	fadc = 2 MHz	±1	_	_	LCD
DNL	Differential linearity error	IADC = Z IVIMZ	±1.5	_	_	LSB



## 6.11 Timing characteristics

**Table 6-11 Timing characteristics** 


ţ	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t	PCH_FAULT	Pre-charge fault time	-	_	30	_	min
	t <sub>CH_TO</sub>	Charge Time Out		_	180	_	min

#### 6.12 I<sup>2</sup>C characteristics

Table 6-12 I<sup>2</sup>C characteristics

Cumbal	Parameter	Conditions	Standard	d mode	Fast mode		Unit
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t <sub>SCL(H)</sub>	SCL clock high time	1	4.0	_	0.6	_	μs
t <sub>SCL(L)</sub>	SCL clock low time	_	4.7	_	1.3	_	μs
t <sub>su(SDA)</sub>	SDA setup time	_	250	_	100	_	ns
t <sub>h(SDA)</sub>	SDA data hold time	_	0	3450	0	900	ns
t <sub>r(SDA/SCL)</sub>	SDA and SCL rise time	_	_	1000	_	300	ns
t <sub>f(SDA/SCL)</sub>	SDA and SCL fall time	_	_	300	3	300	ns
t <sub>h(STA)</sub>	Start condition hold time	_	4.0	_	0.6	_	μs

Figure 6-4. I<sup>2</sup>C bus timing diagram



#### 6.13 Protection features

Protection features include over current protection, under voltage, over voltage and thermal shutdown.

**Table 6-13 Protection features characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>USB</sub> Switch						
Vusb_uvp	V <sub>USB</sub> under voltage Protection Threshold	V <sub>USB</sub> falling	_	4.3	_	٧




Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vusb_ovp	V <sub>USB</sub> over voltage Protection Threshold	V <sub>USB</sub> rising	_	5.6	_	V
I <sub>USB_Limit</sub>	V <sub>USB</sub> input current limit	<del></del>	_	0.5 + I <sub>CCCH</sub>	_	Α
Vsys_short	V <sub>SYS</sub> short voltage Protection Threshold	V <sub>SYS</sub> falling	_	4.0	_	٧
		Charge				
		VCCCHT_SET = 000	_	4.3	_	
		VCCCHT_SET = 001	_	4.2	_	
		VCCCHT_SET = 010	_	4.4	_	
V	V <sub>BAT</sub> over voltage	VCCCHT_SET = 011	_	4.45	_	V
$V_{BAT\_OVP}$	Protection Threshold	VCCCHT_SET = 100	_	4.5	_	V
		VCCCHT_SET = 101	_	4.3	_	
		VCCCHT_SET = 110	_	4.3	_	
		VCCCHT_SET = 111	_	4.3	_	
V <sub>SYS_DPM</sub>	V <sub>SYS</sub> voltage regulation limit	_	_	4.6	_	V
		Boost				
V <sub>BAT_UVP</sub>	V <sub>BAT</sub> under voltage Protection Threshold	V <sub>BAT</sub> Falling	_	2.8	_	٧
VBATUVP_HSY	V <sub>BAT</sub> under voltage Protection hysteresis	_	_	0.1	_	V
V <sub>SYS_short</sub>	V <sub>SYS</sub> short Protection Threshold	_	_	4.3		V
Vsys_uvp	V <sub>SYS</sub> over voltage Protection Threshold	_	_	5.5	_	V
		Temperature				
Тот	Thermal shutdown temperature	Die temperature, T <sub>J</sub>	_	150	_	°C
T <sub>HYS</sub>	Thermal hysteresis	Die temperature, TJ	_	20	_	ç



# 7 Typical application circuit


Figure 7-1 Typical GD30BC2416x application circuit





## 8 Layout guideline

Figure 8-1 Typical GD30BC2416x layout guideline



#### Notes:

- The VBAT bypass capacitor should be connected to AGND to ensure the stability of the analog loop. The VBAT bypass capacitors should be connected to PGND to ensure the stability of the power loop.
- 2. The SW inductor should be as close to the pin as possible to reduce parasitic parameters.
- 3. The VSYS and bypass capacitor should be as close to the pin as possible to ensure the stability of the output power supply.



# 9 Package information

## 9.1 QFN20 package information

Figure 9-1 QFN20 package outline





Table 9-1. QFN20 dimensions

Symbol	Min	Тур	Max
А	0.70	0.75	0.80
A1		0.02	0.05
b	0.18	0.25	0.30
С	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.55	2.65	2.75
Е	3.90	4.00	4.10
E2	2.55	2.65	2.75
е		0.50	_
h	0.30	0.35	0.40
L	0.35	0.40	0.45
Nd		2.00	_
Ne		2.00	_

(Original dimensions are in millimeters)



Figure 9-2 QFN20 recommended footprint



(All dimensions are in millimeters)



#### 9.2 Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "O". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

Θ<sub>JA</sub>: Thermal resistance, junction-to-ambient.

Θ<sub>JB</sub>: Thermal resistance, junction-to-board.

Θ<sub>JC</sub>: Thermal resistance, junction-to-case.

 $\Psi_{JB}$ : Thermal characterization parameter, junction-to-board.

 $\Psi_{JT}$ : Thermal characterization parameter, junction-to-top center.

 $\Theta_{JA} = (T_J - T_A)/P_D$ 

 $\Theta_{JB} = (T_J - T_B)/P_D$ 

 $\Theta_{JC} = (T_J - T_C)/P_D$ 

Where,  $T_J = Junction temperature$ .

T<sub>A</sub> = Ambient temperature

 $T_B$  = Board temperature

T<sub>C</sub> = Case temperature which is monitoring on package surface

P<sub>D</sub> = Total power dissipation

 $\Theta_{JA}$  represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower  $\Theta_{JA}$  can be considerate as better overall thermal performance.  $\Theta_{JA}$  is generally used to estimate junction temperature.

 $\Theta_{JB}$  is used to measure the heat flow resistance between the chip surface and the PCB board.

 $\Theta_{JC}$  represents the thermal resistance between the chip surface and the package top case.  $\Theta_{JC}$  is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 9-2. Package thermal characteristics(1)

Symbol	Symbol Condition		Value	Unit
ΘЈА	Θ <sub>JA</sub> Natural convection, 2S2P PCB		47.51	°C/W
ОЈВ	Θ <sub>JB</sub> Cold plate, 2S2P PCB		14.9	°C/W
Θις	Cold plate, 2S2P PCB	QFN20	20.99	°C/W
$\Psi_{JB}$	Ψ <sub>JB</sub> Natural convection, 2S2P PCB		15.05	°C/W
$\Psi_{JT}$	Natural convection, 2S2P PCB	QFN20	0.86	°C/W

<sup>(1)</sup> Thermal characteristics are based on simulation, and meet JEDEC specification.



# 10 Ordering information

Table 10-1 Part ordering code for GD30BC2416x devices

Ordering Code	Package	Package Type	Temperature Operating Range
GD30BC2416FUTR	QFN20	Green	Industrial -20°C to +85°C



# 11 Revision history

**Table 11-1 Revision history** 

Revision No.	Description	Date
1.0	Initial Release	May. 18, 2022



#### **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2022 GigaDevice - All rights reserved