

GigaDevice Semiconductor Inc.

**Differences between GD32F5HC and
GD32W515 products**

Application Note

AN299

Revision 1.2

(Mar. 2026)

Table of Contents

Table of Contents	2
List of Table	3
1. Introduction	4
2. Electrical characteristics differences	5
3. Peripheral function differences	6
3.1. Flash memory controller (FMC)	6
3.2. Electronic fuse (EFUSE)	6
3.3. Power management unit (PMU)	6
3.4. Reset and clock unit (RCU)	6
3.5. True random number generator (TRNG)	7
3.6. Direct memory access controller (DMA)	7
3.7. Analog to digital converter (ADC)	7
3.8. Free watchdog timer (FWDGT)	8
3.9. Timer (TIMER)	9
3.10. Universal synchronous/asynchronous receiver /transmitter (USART)	9
3.11. Quad-SPI interface (QSPI)	9
3.12. Inter-integrated circuit interface (I2C)	9
3.13. Cryptographic acceleration unit (CAU)	10
4. Other differences	11
4.1. Clock	11
4.2. Memory	11
4.3. Boot configuration	11
4.4. Number of peripherals	12
4.5. Package	12
5. Revision history	13

List of Table

Table 3-1. Differences of FMC function.....	6
Table 3-2. Differences of EFUSE function	6
Table 3-3. Differences of PMU function	6
Table 3-4. Differences of RCU function.....	7
Table 3-5. Differences of TRNG function	7
Table 3-6. Differences of DMA function	7
Table 3-7. Differences of ADC function.....	8
Table 3-8. Differences of FWDGT function	8
Table 3-9. Min/max FWDGT timeout period at 32KHz (IRC32K) (Only for GD32F5HCxx).....	8
Table 3-10. Min/max FWDGT timeout period at 32KHz (IRC32K) (Only for GD32W515xx).....	8
Table 3-11. Differences of USART function	9
Table 3-12. Differences of QSPI function.....	9
Table 3-13. Differences of I2C function.....	9
Table 3-14. Differences of CAU function.....	10
Table 4-1. Difference of system maximum operating clock frequency.....	11
Table 4-2. Differences of memory size.....	11
Table 4-3. BOOT0 modes (Only for GD32F5HCxx)	11
Table 4-4. BOOT0 modes (Only for GD32W515xx)	11
Table 4-5. BOOT1 modes (Only for GD32F5HCxx)	12
Table 4-6. BOOT1 modes (Only for GD32W515xx)	12
Table 4-7. Differences of number of peripherals	12
Table 4-8. Differences of package	12
Table 5-1. Revision history.....	13

1. Introduction

This application note introduces the characteristic differences between GD32F5HC and GD32W515 product series, mainly for electric characteristics and peripheral function characteristics, the differences are described in the following paragraphs.

Note: This application note is for reference only. In case of any conflict with the user manual or datasheet, the user manual or datasheet shall prevail.

2. **Electrical characteristics differences**

For details about the electrical characteristics, refer to the GD32W515xx Datasheet and GD32F5HCxx Datasheet.

3. Peripheral function differences

3.1. Flash memory controller (FMC)

The FMC difference is reflected in the configuration of option byte register 1, which refers to [Table 3-1. Differences of FMC function.](#)

Table 3-1. Differences of FMC function

Part numbers	Option byte register 1 (FMC_OBR1)
GD32W515xx	Not supported
GD32F5HCxx	Supported. nBOOT1, SWBOOT1, nBOOT0, SWBOOT0, FWDGSPD_STDBY, FWDGSPD_DPSLP, and nWDG_HW are configurable

3.2. Electronic fuse (EFUSE)

The EFUSE difference is reflected in the FWDGT option configuration (HWDG bit in EFUSE_USER_CTL register), which refers to [Table 3-2. Differences of EFUSE function.](#)

Table 3-2. Differences of EFUSE function

Part numbers	FWDGT option configuration (HWDG bit)
GD32W515xx	Supported
GD32F5HCxx	Not supported

3.3. Power management unit (PMU)

The PMU differences are reflected in the core voltage selection in Deep-sleep mode and the WKUP pins configuration, which refers to [Table 3-2. Differences of EFUSE function.](#)

Table 3-3. Differences of PMU function

Part numbers	Core voltage selection in Deep-sleep mode	WKUP pins
GD32W515xx	Not support configuration	PA2/PA12/PA15/PB2, wakeup only on the rising edge
GD32F5HCxx	Support configuration (0.9/1.0/1.1/1.2V)	PA2 / PA12 / PA15 / PB2 / PB0 PD3 / PD4, PD5, wake up can be configured to rising or falling edge

3.4. Reset and clock unit (RCU)

The RCU differences are reflected in the system reset circuitry and clock selection, which refers to [Table 3-4. Differences of RCU function.](#) Additionally, only GD32F5HCxx supports the internal 48M RC oscillators (IRC48M).

Table 3-4. Differences of RCU function

Part numbers	IRC48M	PLL	PLL12S	PLLDIG	System clock
GD32W515xx	Not supported	HXTAL or IRC16M selectable	HXTAL	Supported	IRC16M, HXTAL, CK_PLLP or CK_PLLDIG
GD32F5HCxx	Supported	HXTAL, IRC16M, or IRC48M selectable	HXTAL, IRC16M, or IRC48M selectable	Not supported	IRC16M, IRC48M, HXTAL or CK_PLL

3.5. True random number generator (TRNG)

The DMA difference is reflected in power mode selection of TRNG, which refers to [Table 3-5. Differences of TRNG function.](#)

Table 3-5. Differences of TRNG function

Part numbers	Power mode selection
GD32W515xx	Not supported
GD32F5HCxx	Supports four power modes: ultra low, low, medium, and high

3.6. Direct memory access controller (DMA)

The DMA difference is reflected in round-robin group arbitration for "ultra high" priority level (definition in RREN bit of DMA_CHxCTL register), which refers to [Table 3-6. Differences of DMA function.](#)

Table 3-6. Differences of DMA function

Part numbers	Round-robin group arbitration for "ultra high" priority level channels
GD32W515xx	Not supported
GD32F5HCxx	Supported

3.7. Analog to digital converter (ADC)

The ADC differences are reflected in DMA requests and external channel numbers, which refers to [Table 3-7. Differences of ADC function.](#)

Table 3-7. Differences of ADC function

Part numbers	DMA requests	external channel numbers
GD32W515xx	Support regular sequence DMA requests	Up to 9 channels
GD32F5HCxx	Support regular sequence and injection sequence DMA requests	Up to 12 channels

3.8. Free watchdog timer (FWDGT)

The FWDGT differences are reflected in the behavior after entering Deep-sleep mode and Standby mode, as well as whether the window function, which refers to [Table 3-8. Differences of FWDGT function](#).

Table 3-8. Differences of FWDGT function

Part numbers	Behavior after entering Deep-sleep mode and Standby mode	Window function
GD32W515xx	continue working	Not supported
GD32F5HCxx	can be configured to continue or stop working by the option byte FWDGSPD_STDBY or FWDGSPD_DPSLP	Supported

Additionally, FWDGT timeout differences can be referenced in [Table 3-9. Min/max FWDGT timeout period at 32KHz \(IRC32K\) \(Only for GD32F5HCxx\)](#) and [Table 3-10. Min/max FWDGT timeout period at 32KHz \(IRC32K\) \(Only for GD32W515xx\)](#).

Table 3-9. Min/max FWDGT timeout period at 32KHz (IRC32K) (Only for GD32F5HCxx)

Prescaler divider	PSC[2:0] bits	Min timeout (ms) RLD[11:0]=0x000	Max timeout (ms) RLD[11:0]=0xFFFF
1/4	000	0.125	512
1/8	001	0.25	1024
1/16	010	0.5	2048
1/32	011	1.0	4096
1/64	100	2.0	8192
1/128	101	4.0	16384
1/256	110 or 111	8.0	32768

Table 3-10. Min/max FWDGT timeout period at 32KHz (IRC32K) (Only for GD32W515xx)

Prescaler divider	PSC[2:0] bits	Min timeout (ms) RLD[11:0]=0x000	Max timeout (ms) RLD[11:0]=0xFFFF
1/4	000	0.03125	511.90625
1/8	001	0.03125	1023.78125
1/16	010	0.03125	2047.53125
1/32	011	0.03125	4095.03125
1/64	100	0.03125	8190.03125

Prescaler divider	PSC[2:0] bits	Min timeout (ms) RLD[11:0]=0x000	Max timeout (ms) RLD[11:0]=0xFFFF
1/128	101	0.03125	16380.03125
1/256	110 or 111	0.03125	32760.03125

3.9. Timer (TIMER)

The TIMER differences are reflected in clock source configuration, quadrature decoder, master-slave management and timers interconnection, which refers to the < GD32W51x_B513_F5HC_User_Manual> for details.

3.10. Universal synchronous/asynchronous receiver /transmitter (USART)

The USART difference is reflected in auto baudrate detection function, which refers to [Table 3-11. Differences of USART function.](#)

Table 3-11. Differences of USART function

Part numbers	Auto baudrate detection
GD32W515xx	Not supported
GD32F5HCxx	Supported

3.11. Quad-SPI interface (QSPI)

The QSPI difference is reflected in secure transfer function, which refers to [Table 3-12. Differences of QSPI function.](#)

Table 3-12. Differences of QSPI function

Part numbers	secure transfer
GD32W515xx	Supported
GD32F5HCxx	Not supported

3.12. Inter-integrated circuit interface (I2C)

The I2C difference is reflected in Wakeup from Deep-sleep mode, which refers to [Table 3-13. Differences of I2C function.](#)

Table 3-13. Differences of I2C function

Part numbers	Wakeup from Deep-sleep mode
GD32W515xx	Support I2C0 wakeup
GD32F5HCxx	Support I2C0/I2C1 wakeup

3.13. Cryptographic acceleration unit (CAU)

The CAU difference is reflected in data appending, which refers to [Table 3-14. Differences of CAU function](#).

Table 3-14. Differences of CAU function

Part numbers	Data appending
GD32W515xx	Not supported
GD32F5HCxx	Supported

4. Other differences

4.1. Clock

Maximum operating clock frequency difference of processor core refer to [Table 4-1. Difference of system maximum operating clock frequency.](#)

Table 4-1. Difference of system maximum operating clock frequency

Part Numbers	Maximum operating frequency
GD32W515xx	Up to 180MHz
GD32F5HCxx	Up to 200MHz

4.2. Memory

Memory size difference refers to [Table 4-2. Differences of memory size.](#)

Table 4-2. Differences of memory size

Part numbers	SRAM
GD32W515xx	Up to 448KB
GD32F5HCxx	Up to 320KB

4.3. Boot configuration

Boot configuration differences refer to [Table 4-3. BOOT0 modes \(Only for GD32F5HCxx\).](#) [Table 4-4. BOOT0 modes \(Only for GD32W515xx\).](#) [Table 4-5. BOOT1 modes \(Only for GD32F5HCxx\)](#) and [Table 4-6. BOOT1 modes \(Only for GD32W515xx\).](#)

Table 4-3. BOOT0 modes (Only for GD32F5HCxx)

EFUSE_CTL		FMC_OBR1		BOOT0 PC8 pin	BOOT0
SWBOOT0	EFBOOT0	SWBOOT0	nBOOT0		
0	-	1	-	0	0
0	-	1	-	1	1
0	-	0	1	-	0
0	-	0	0	-	1
1	0	-	-	-	0
1	1	-	-	-	1

Table 4-4. BOOT0 modes (Only for GD32W515xx)

SWBOOT0	EFBOOT0	BOOT0 PC8 pin	BOOT0
0	-	0	0
0	-	1	1
1	0	-	0

SWBOOT0	EFBOOT0	BOOT0 PC8 pin	BOOT0
1	1	-	1

Table 4-5. BOOT1 modes (Only for GD32F5HCxx)

EFUSE_CTL		FMC_OBR1		BOOT1 PA14 pin	BOOT1
SWBOOT1	EFBOOT1	SWBOOT1	nBOOT1		
0	-	1	-	0	0
0	-	1	-	1	1
0	-	0	1	-	0
0	-	0	0	-	1
1	0	-	-	-	0
1	1	-	-	-	1

Table 4-6. BOOT1 modes (Only for GD32W515xx)

SWBOOT1	EFBOOT1	BOOT1 PA14 pin	BOOT1
0	-	0	0
0	-	1	1
1	0	-	0
1	1	-	1

4.4. Number of peripherals

Number of peripherals difference refers to [Table 4-7. Differences of number of peripherals](#).

Table 4-7. Differences of number of peripherals

Part numbers	CTC	SDIO	DCI	TSI	HPDF	Wi-Fi
GD32W515xx	Not supported	Supported				
GD32F5HCxx	Supported	Not supported				

4.5. Package

Package difference refers to [Table 4-8. Differences of package](#).

Table 4-8. Differences of package

Part numbers	BGA64	QFN56	QFN36
GD32W515xx	Not supported	Supported	Supported
GD32F5HCxx	Supported	Supported	Not supported

5. Revision history

Table 5-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Oct.5, 2025
1.1	Update <u>Table 3-1. Differences of FMC function</u> and <u>Table 3-4. Differences of RCU function</u>	Dec.26, 2025
1.2	<ol style="list-style-type: none"> 1. Update <u>Reset and clock unit (RCU)</u> 2. Add other differences, refer to <u>Clock</u> section 	Mar.31, 2026

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

To the maximum extent permitted by applicable law, the Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. The Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.